INTERNATIONAL JOUNAL OF: SCIENCE RESEARCH AND TECHNOLOGY

TIMBOU-AFRICA ACADEMIC PUBLICATIONS
INTERNATIONAL JOURNAL, MAY, 2022 EDITIONS
VOL. 9 NO. 9 ISSN: 2623-7861

INTELLECTUAL PROPERTY PROCESSOR DESIGN; A REVIEW

***AGBAJE, M.O.; **JOHNSON, O.A.; & ***KAREEM, A.E**

**Department of Computer Science, Babcock University, Ilishan-Remo, Ogun State, Nigeria. **Department of Computer Science, Tai Solarin College of Education, Omu-Ijebu, Ogun State, Nigeria. ***Department of Computer Science, Lead City University, Ibadan, Oyo State, Nigeria.*

ABSTRACT

Intellectual Property (IP) is a dangerously overloaded term. A design or verification unit that is pre-packaged and available for licensing is referred to as Intellectual Property (IP). In the most general sense, it means any knowledge that is owned by someone. Verification IP (VIP) is a pre-packaged set of code used for verification. It may be a set of assertions for verifying a bus

INTRODUCTION

An Intellectual Property (IP) center in Semiconductors is a reusable unit of logic or utility or a layout design that is generally created with the intent of licensing it to other suppliers for use as building blocks in various chip designs (Clark, 2014).

In today's IC design, more framework functionality is being implemented onto single chips (System on Chip/SOC architecture). These pre-designed IP cores/blocks are becoming increasingly important in SOC design. This is because the majority of SOC designs include a standard microchip and a portion of framework features that are standardized and so can be re-utilized across various designs when designed once (Seng et al., 2010).

IP cores/blocks designs that adhere to an independent format might be allowed to several design firms as either Soft IP cores or Hard IP cores. Soft IP cores are IP blocks that are typically represented as synthesizable RTL models. These are created in a hardware description language such as Framework Verilog or VHDL. IP cores are occasionally integrated and provided as a traditional gate level netlist, which may then be planned to any cycle

protocol, or it could be a module intended to be used within a defined verification methodology. Semiconductor IP (SIP) and Design IP (DIP) is generally the same thing and often just referred to as IP, IP blocks or IP cores. It is a piece of the design, such as a processor, that has been pre-verified and can be included in someone else's design. This paper focuses on the reviews and most common types of IP for processors, peripherals, interconnect and memories and how they can be delivered as either soft IP blocks, which means that the models are technology independent and can be synthesized to target any implementation library or fabrication process, or hard IP.

Keywords: *Blocks, Chips, Cores, Design, Innovation, Intellectual, Processor, Property.*

advances. This also falls under the category of Soft IP cores. The advantage of Soft IP centers is that they can be altered in the back end Placement and Routing flow by a consumer to guide to any cycle improvements (Daunhauer, 2019). Hard IP cores, on the other hand, are offered as design plans in a design like GDS, which is planned to a process innovation and can be easily dropped by a consumer to the chip's last format. These cores cannot be remade to accommodate various process advancements.

CONCEPTUAL REVIEW

An IP (intellectual property) core is a logic or information block used in the creation of a field programmable gate array (FPGA) or application-specific integrated circuit (ASIC) for a product. IP cores, as crucial components of design reuse, are critical for the evolving electronic design automation (EDA) industry trend toward repeated usage of recently produced components. In an ideal scenario, an IP core would be extremely tiny - that is, easily embeddable into any merchant innovation. IP cores are commonly found in Universal Asynchronous Receiver/Transmitter (UARTs), central processing units (CPUs), Ethernet regulators, and PCI connection points (OpenCore, 2011). IP cores are classified into three types: hard cores, firm cores, and soft cores. Hard cores are physical representations of the IP design. These are best suited for plug-and-play applications and are less versatile and adaptive than the other two types of cores. Firm (sometimes known as semi-hard) cores, like hard cores, carry placement information but are adaptable to diverse applications. Soft cores, the most

versatile of the three, are accessible as a netlist (a list of the logic gates and interconnections that make up an integrated circuit) or as a physical component (Daunhauer, 2019).

IP Centers for FPGA Designs

Intellectual property (IP) cores are independent modules that can be utilized in any field programmable gate array (FPGA). These are created utilizing HDL languages like VHDL, Verilog and Framework Verilog, or HLS like C.

These are important for the FPGA-autonomous modules; for instance, PCIe or Ethernet IP modules accessible in Xilinx FPGA; the area and give interface network different modules, timekeepers and resets ought to be designed. Since these blocks are now important for the FPGA gadget, these won't be considered while computing the use of the cut rationale report. In the use outline, these will be considered the quantity of PCIe/Ethernet blocks utilized. Due to a decent area in the FPGA, these cores can't be ported to other FPGAs. Neither can these be reused like HDL parts, on the off chance that generally utilized in the FPGA (Clark, 2014).

Plain (not marked) regions (between DSP cut and block RAM, or block RAM and PCIe, or PCIe and transceivers) in the **FPGA (Fig. 1)** contain enormous dispersion of flip-flops, hooks, multiplexers, LUTs, and so on soft IP cores or custom logic are executed here. Firm IP cores are otherwise called semi-hard IP cores. These are a type of gate level netlist, where you have the adaptability to put the module in the FPGA according to use and with negligible client programmable configurations. In the event that an outsider IP is designated at Xilinx FPGA, the IP gave will be .ngc document. One can coordinate this document with your venture and launch it as a part in the high level to interconnect with different modules, and afterward continue with combination. To use a firm IP core, you should have authentic FPGA asset arranging and essential data before purchasing the IP for the endeavor. IP cores generated by Xilinx Coregen (such as FIFO, shift registers, and memory interface centers) can be grouped into the firm IP core class. You need to incorporate .ngc/.xco in the venture index (for Xilinx), and determine the launch in the top document. Started up parts can be moved around inside the FPGA to meet execution and timing (Seng et al., 2010).

A few variables should be considered while choosing the reasonable IP, for example, cost of IP, exertion needed for customization (for soft IP center), opportunity to showcase, FPGA family, accessibility of reenactment climate (unit and coordinated degrees) of IP, documentation, board-level assessment of IP and backing during advancement, among others. These days, since most fundamental

IP cores accompany FPGA execution devices for nothing, it makes time-to-advertise quicker in lower costs.



Figure 1 shows Xilinx Vivado – Virtex-7 FPGA hard core IP locations

Merits are:

(i) Portable across FPGAs, autonomous of target innovation/merchant
(ii) Available as open source IP
(iii) Simple to alter and execute according to custom applications
(iv) Complete information sheet/documentation accessible for initially designated gadget/innovation

Demerits are:

(i) IP cost might be high when contrasted with firm IP cores since code given by outsider
(ii) Individual IP core permit might be required
(iii) Execution/timing might differ with initially designated gadget/innovation
(iv) Documentation may be conventional or explicit to initially designated gadget/innovation

Design of Processor

Processor design is a subset of PC engineering and electronics engineering (fabrication) that deals with the creation of a processor, which is an important component of computer hardware. The design interaction entails selecting a guidance set and an execution perspective (for example, VLIW or RISC), which results in a microarchitecture that can be represented in VHDL or Verilog. For microchip design, this representation is subsequently created using a combination of semiconductor device production methods, resulting in a die that is then

reinforced onto a chip transporter. This chip transporter is then glued or incorporated into a printed circuit board attachment (PCB). Any processor's method of operation is the execution of a set of instructions. Process or control information esteems using registers, update or recover values in read/compose memory, run social tests between information esteems, and regulate program stream are all common guidelines. Processor designs are frequently tested and approved on an FPGA before being sent to a foundry for semiconductor fabrication.

Rudiments

Computer processor design is separated into plan of the accompanying parts:

1. dataflows (such as Arithmetic and Logical Units, and pipelines)
2. The data paths are being controlled by the control unit.
3. Parts of the memory e.g record registers and reserves
4. Hardware for the clock e.g. clock circulation organizations, drivers for the clock, PLLs
5. Hardware for the Pad
6. The logic entrance cell library is used to carry out the logic.

To achieve recurrence, power-distribution, and chip-region objectives, computer processors designed for superior execution markets may require individually (improved or application explicit plans) for each of these things, whereas central processors designed for lower execution markets may reduce the execution trouble by purchasing a portion of these things as protected innovation. Datapaths, register documents, and clocks can all be carried out using control rationale execution techniques (rationale combination using computer aided design tools). Unstructured arbitrary rationale, constrained state machines, microprogramming (common from 1965 to 1985), and Programmable rationale exhibitions are examples of common rationale styles used in central processor setup (normal during the 1980s, presently not normal).

Execution Logic

The following gadget kinds are needed to carry out the logic:

1. 1. Small Scale Integration logic devices with transistor-transistor logic — no longer used in CPUs
2. Programmable Array Logic and Programmable Logic Devices are no longer used in CPUs.

3. Emitter-coupled logic (ECL) gate arrays — they aren't as common as they once were.
4. CMOS gate arrays are no longer used in CPUs.
5. By volume, CMOS mass-produced ICs account for the great majority of CPUs.
6. Due to cost, CMOS ASICs are only used in a small number of particular applications.
7. FPGAs (field-programmable gate arrays) are popular in soft microprocessors and are almost always necessary for reconfigurable computing.

These are the most common errands in a computer processor design project:

1. The design of a programmer-visible instruction set that can be performed by a variety of microarchitectures
2. In ANSI C/C++ or SystemC, review and execution of the architecture are demonstrated.
3. Execution at the high-level synthesis (HLS) or register move level (RTL, for example)
4. RTL check
5. Speed basic parts circuit design (stores, registers, ALUs)
6. Logic gate level plan or logic combination
7. Examine the timing to ensure that all logic and circuits will operate at the predetermined working frequency.
8. Floor planning, as well as the location and sequence of rationale doors, are all aspects of physical design.
9. Verifying that the RTL, gate-level, transistor-level, and physical-level representations are same
10. Verifies signal integrity and chip manufacturability.

Re- building a central processor unit to a more modest kick the smaller die- region assists with contracting everything (a "photomask shrinks"), bringing about similar number of semiconductors on a more modest die. It improves execution (smaller semiconductors switch faster), reduces power (smaller lines have less parasitic capacitance), and lowers cost (more computer processors fit on a similar wafer of silicon). Delivering a computer processor on a similar size pass on, however with a more modest computer processor center, keeps the expense about something very similar yet permits more elevated levels of reconciliation

inside one extremely enormous scope coordination chip (extra store, various computer chips or different The logic confirmation effort (demonstrating that the design is bug-free) now governs the project timeline of a central processor, just as it does with most complicated electronic systems. parts), further developing execution and diminishing in general framework cost.
Main central processor building advancements incorporate file register, store, virtual memory, guidance pipelining, superscalar, CISC, RISC, virtual machine, emulators, microprogram, and stack.

Micro-architectural Concepts
Reconfigurable logic, clockless central processors, computational RAM, and optical computing are just a few of the revolutionary computer chip design ideas that have been proposed.

Execution Investigation and Benchmarking
Benchmarking is a technique for determining the speed of a central processor. The Standard Execution Assessment Organization established SPECint and SPECfp, and the Embedded Microprocessor Benchmark Consortium EEMBC created ConsumerMark.
Some of the most commonly used measurements are:

1. Most buyers choose a PC design (often Intel IA32 engineering) because it allows them to run a large database of previously pre-assembled programming. Some of them choose a specific computer processor based on working recurrence despite their lack of familiarity with PC benchmarks (see Megahertz Legend).
2. FLOPS - The quantity of drifting point tasks each second is regularly significant in choosing PCs for logical calculations.
3. Performance per watt - Framework creators building equal PCs, for example, Google, pick central processors in view of their speed per watt of force, on the grounds that the expense of fueling the computer chip offsets the expense of the computer processor itself.
4. Some framework fashioners building equal PCs pick computer chips in view of the speed per dollar.
5. When designing constant registering frameworks, system architects must ensure the most pessimistic situation reaction. When the computer chip has a low intrude on idleness and a deterministic reaction, this is easier to accomplish. (DSP)

6. Computer software engineers who write in a low-level computing architecture require a computer chip that can support a complete set of instructions.
7. Low power - For use in systems with limited power sources (for example sun oriented, batteries, human power).
8. Small size or light weight – for easily implanted frameworks, shuttle frameworks.
9. Environmental effect - Limiting ecological effect of PCs during assembling and reusing also during use. Diminishing waste, lessening dangerous materials.

Enhancing a component of these measurements may have tradeoffs. Many design choices that make a computer processor run faster, as well as the other way around, make the "execution per watt," "execution per dollar," and "deterministic reaction" substantially worse.

Semiconductor Design

Semiconductor IP (SIP) and Plan IP (DIP) is by and large exactly the same thing and regularly alluded to as IP, IP blocks or IP cores. It is a piece of the plan, for example, a processor, that has been pre-confirmed and can be remembered for another person's design. There is frequently a permit charge appended to its utilization and conceivably a sovereignty for each gadget made that contains that piece of IP. IP has become fundamental for the production of enormous and complex gadgets as it would be almost unimaginable for any single organization to foster every one of the blocks important for these gadgets (OpenCore, 2011).

The most widely recognized kinds of IP are for processors, peripherals, interconnect and recollections. They can be conveyed as either soft IP blocks, and that implies that the models are innovation autonomous and can be blended to focus on any execution library or creation process, or hard IP, and that implies that the subtleties execution and process focusing on have as of now been performed and the licensee can't roll out any improvements to it. Processors are generally given as soft IP and simple block and recollections are normally sent as hard IP.

Verification IP (VIP) is a pre-bundled set of code utilized for check. It very well might be a bunch of attestations for checking a transport convention, or it very well may be a module planned to be utilized inside a characterized confirmation system, like UVM. This would frequently contain boost groupings, transport

utilitarian models, a bunch of checkers, inclusion model and different things related with a specific block in the design, like a USB interface (Clark, 2014).
Processor In reality, a licensed invention is a unit of format design of an integrated circuit or logic, cell that is the protected innovation of a gathering and can also be reused. IP cores can be granted to a third party or claimed and used by a single party. The word comes from the patent authorizing the design as well as the copyright of the source code.
As building blocks, application-specific integrated circuit (ASIC) or field-programmable gate array (FPGA) logic designs can be used. Because of rising setup costs and tightening time-to-market pressures, businesses are increasingly turning to processor IP producers for help. Among the several applications in this industry are dazzling gadgets (mobiles and tablets), cars, PCs, and peripherals, to name a few.

ADVANCEMENTS IN MULTICORE ELECTRONICS TECHNOLOGY

With developing innovative work activities, consumers of gadgets are getting more intelligent and more complex. This is because of cutting edge parts and chips which are made utilizing complex IPs intended for every application. The shopper gadgets area gives colossal development potential to processor intellectual property (IP) players in the semiconductor business and the semiconductor IP market. The semiconductor business relies intensely upon shopper hardware like cell phones, tablets, and memory items.

1. Chip

A chip consolidated in the inserted frameworks denotes the framework's main course. Microchips come in a variety of shapes and sizes, and they're made by a variety of companies. ALU, control unit, and a group of registers known as control registers, status registers, and scratchpad registers make up the chip, which is a standard processor.
It's possible that on-chip memory and a few connection points are talking with the outside world via invading on lines, and the other possibility is that ports and memory registers are used to associate with the outside world. These ports are commonly referred to as programmable, and they function as a result or information source. The conduct of the gadgets can take care of and adjust these initiatives. A multiprocessor can be created by combining many chips. The processors share the information, result tasks, and memory. Each CPU's arrival time in the memory register is comparable, and each processor is linked by

transport. The processor is usually shared to play a similar job in terms of working and access, as well as their feedback and result capacities.

2. Microcontroller

The microcontroller is a typical component that comes in a variety of sizes and bundles. The major capability of the essential microcontroller is to read information and reply to its corresponding yield, which is why it is referred to as universally helpful information and result processors (GPIO). Computer chip P1C16F877A, CPU Atmega328, Central processor P1C18F45K22, CPU P1C16F671, and CPU P1C16F1503 are just a few of the microcontrollers.

3. Embedded Processor

The electrical and mechanical capacities are controlled by the embedded processor. Clock, program memory, information memory, reset, power supply, information memory, interfere with regulator, clock oscillator frameworks, linking circuits, explicit circuits, and framework application ports and circuits are some of the blocks involved.

4. Computerized Signal Processor

Simple and sophisticated signals are separated, estimated, and packed using a computerized signal processor. Signal handling entails the monitoring and control of computerized signals. To get an identifiable signal, this interaction can be made using application-specific combination circuits, such as a computerized signal processor, field-programmable gate array, or a PC. Standardized tag scanners, oscilloscopes, printers, and cell phones all use DSP processors. These processors are used for rapid and inferred applications that are used on a regular basis.

Processor components

The CPU control units, arithmetic logic unit, registers, floating points, and L1 and L2 cache memory are all critical components. The logical and arithmetic capacities on the operands of instructions are incorporated in the arithmetic logic unit.

The numeric coprocessor or math coprocessor is a floating point unit. When compared to the activity of basic microchip circuits, it is a specific administrator that regulates the numbers in a quick manner.

The registers are used to save the instructions and other data needed to manage the operands in the ALU and save the activity result. The L2 and L1 reserve memory prevents the computer chip from having to access RAM for an hour. Getting, unraveling, composing back, and executing are the most important abilities. The get capacity is the amount of time it takes to retrieve an instruction from memory and feed it into RAM.

The decoding is an interaction in which the directions can be changed to understand from different components of the computer processor is required to continue in the activity that the instruction decoder completes. The computer processor is required to trigger and carry out the function in the execute interaction.

Many processors on the market are multi-cored, containing multiple IC to improve the processor's presentation, power consumption is limited, and concurrent interaction is provided to execute equal handling or distinct assignments.

CONCLUSION

Logical portrayal of the worldwide processor protected innovation (IP) processor and modern viewpoint of its configuration center alongside the latest things and future assessments to decide the fast approaching venture pockets had been given in this review.

Functional components and specialized arrangements relating to major drivers, limits, and opportunities, as well as a thorough assessment of the global processor licensed innovation (IP), are also outlined. There aren't many processors that can multi-string and use the virtualized processor's center. Vcpu's are another name for these processors. Deeply, and it is recommended that the presentation be expanded in virtual machines. Profoundly.

The plan cycle starts with selecting a guidance set and an execution perspective (for example, VLIW or RISC), and ends with a microarchitecture that can be represented in VHDL or Verilog. This representation is then manufactured for microchip design using a combination of semiconductor device manufacturing techniques, resulting in a bite the dust that is reinforced onto a chip transporter. This chip transporter is then patched into a printed circuit board or implanted into an attachment (PCB).

Any processor's method of operation is the execution of a set of instructions. Guidelines for calculating or controlling information esteems using registers, changing or recovering values in read/write memory, performing social tests across information esteems, and controlling program stream are all common.

REFERENCES

Clark, P. (2014). "Cadence breaks into top four in semi IP core ranking". Europe: European Business Press.

Cutress, Ian (2019). "Xilinx Announces World Largest FPGA: Virtex Ultrascale+ VU19P with 9m Cells". AnandTech.

Daunhauer, D. (2019). "The relevance of open source intellectual property cores for the IoT development: Internet of Things Prospects ". Retrieved from https://en.m.wikipedia.org/wiki/Semiconductor_intellectual_property_core.

OpenCore (2011). Wayback Machine IP hardening. Retrieved from http://www.eettaiwan.com/ART_8800406094_480102_AN_71148c3a.

Seng, K.Y, Tean, K.N, & Kong, Z.H (2010). Intellectual Property for Integrated Circuits. Tokyo: Ross Publishing.

Séquin, C.H. and Patterson, D.A. (2010) "Design and Implementation of RISC I" (PDF)."the VHS". Archived from the original on 2010-02-27.